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INTRODUCTION AND OVERALL PROGRAM SUMMARY
1. INTRODUCTION
This Final Engineering Report documents the overall activity and history of the
work performed by Motorola, Inc., Government Electronics Division, Scottsdale,
Arizona for the Goddard Space Flight Center, Greenbelt, Maryland, under NASA
Contract No. NAS5-20155. The report is submitted in accordance with the require-
ments of Specifications S-562-P-24 and S-250-P-1A and covers the period from May
1970, to May 1972.
1. 1 PROGRAM SUMMARY
The work performed under the subject contract entailed the design, development,
construction and testing of a 4000 word by 18 bit random access, NDRO Plated Wire
Memory for use in conjunction with a Spacecraft Input/Output Unit and Central Pro-
ces sing Unit.
The primary design parameters, in order of importance, were high reliability, low
power, volume and weight. A single memory unit, referred to as a "Qualification
Model, " was delivered.
1.2 RESULTS ATTAINED
The memory unit was subjected to comprehensive functional and environmental
testing at the end-item level to verify conformance with the specified requirements.
Contract modifications were necessary in some areas, either to relax the require-
ments or to redefine noncritical parameters. All such modifications were relatively
insignificant, with the possible exception of system weight' and operating power con-
sumption which, as exhibited by the delivered memory unit, were within the limits
reflected in the original equipment specification (S-562-P-24) but would not meet the
requirements as specified in Article XX of the contract schedule (6 pounds and 6 watts
versus 4.5 pounds and 4 watts, respectively). The limits were revised to 5.5 pounds
and 6 watts via subsequent contract modifications.
A comparison of the memory unit's most significant physical and performance
characteristics versus the specified requirements is shown in Table I.
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Table I. Memory Performance vs. Specified Requirements
C ontr act
Characteristic Reference Specified Measured
Volume S-562-P-24 125 in 3
Mod. 3 (24 April 72) 127 in 3 126.25 in3
Weight S-562-P-24 6 lbs
Art. XX (13 May 70) 4.5 lbs
Mod. 3 5.5 lbs 5.41 lbs
Power (Operate) S-562-P-24 6 watts
Art. XX 4 watts
Mod. 1 (11 June 71) 6 watts 5.29 watts
Power (Standby) S-562-P-24 100 milliwatts
Mod. 3 150 milliwatts 149 milliwatts
Voltage Tolerance S-562-P-24 ±5% on +5V
±2% on other
Art. XX ±5% on all ±5% on all
Operating Rate S-562-P-24 500 kHz >500 kHz
Access Time S-562-P-24 700 nanoseconds
Art. XX 400 nanoseconds <400 nanoseconds
Operating Temp. S-562-P-24 -400 C to +85 0 C Tested from
-400 C to +850 C
Operating Vacuum S-562-P-24 One Atm. to
10-6 mm Hg.
Mod. 3 One Atm. to Tested from one





Table I. Memory Performance vs. Specified Requirements (Contd)
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C ontr act
Characteristic Reference Specified Measured
Operating Vibration S-562-P-24 Sinusoidal: Tested at













400-2000Hz, 0. 02g2 /Hz
Two Min. /Axis
Operating Shock S-562-P-24 Two Shock Pulses Tested at






The design, construction and test history, as relating to the hardware require-
ments of the contract, is summarized herein. The summarization is in chronological
order from date of contract award to date of final delivery of the memory unit.
Historically, three distinct, major phases evolved in development of the final
configuration; the initial design and construction and two phases of redesign.
2.1 INITIAL DESIGN AND CONSTRUCTION
The contractual agreement was consummated on 13 May 1970 and the design
activity was started immediately. Significant negative aspects of this design were
as follows:
1. Conventional diode-matrix configuration for word current switching. This
approach requires active switching at both terminations of the word straps.
Also, since the memory stack would otherwise tend to "float", creating
severe noise problems because of capacitive coupling, this approach requires
maintenance of stack charge levels on non-addressed word lines. The problems
due to the capacitance become particularly severe if magnetic "keepers" are
used to reduce effects of adjacent bit disturb. Although relatively inefficient
with respect to memory cycle time, power usage, implementation complexity
and noise control, the diode matrix configuration has been the approach
generally used for word current switching in plated-wire memories.
2. Absence of keepers. The negative decision with respect to keepers was
based primarily on past trade-off analysis of the affects of the added capaci-
tance and adjacent bit disturb problems. The weight of the keeper material,
although significant, was a secondary consideration.
3. Use of uncompensated digit drivers. Because of characteristics inherent in
the plated-wire storage elements, the digit current transmitted through the
wire during write operations should ideally exhibit a positive temperature
coefficient if the operating temperature range requirements are significant.
The digit current sources used in the initial design were not temperature
compensated and, in fact, exhibited a slight negative coefficient.
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4. Use of plated-wire manufactured to maximize output level. Based on effects
of memory operational profiles considered, at the time, as imposing the most
severe requirements, this particular wire was considered optimum.
5. Internal memory timing developed from an astable multivibrator and ring
counter. This approach permitted adjustment of timing sequences in discrete,
clock-period steps only and, although satisfactory in other respects, was
somewhat costly in terms of system power because cycle time could not be
optimized.
6. Independent strobe generation. There were several stages of logic between
the output buffer storage register (clocked by the read strobe) and the last
common point of reference between control of word current and generation
of the strobe. Thus optimum placement of the strobe position relative to the
plated-wire output was difficult to maintain and subject to significant error.
Construction of the initial design was completed in December, 1970. However, the
memory stack did not meet the electrical requirements over temperature, exhibiting
severe skew. After extensive analysis of the problem, the cause was concluded to be
flux in the tunnel structures, introduced during the soldering operation. Attempts to
chemically "flush-out" the tunnels were not wholly successful and the decision was
made to build a new memory stack.
Fabrication and test of the new stack was completed in March, 1971. System level
check-out was started shortly thereafter. The memory unit functioned properly at
room temperature, however, difficulties were experienced at temperature and voltage
extremes when performing adjacent-bit-disturb tests. The problems were partially
a result of not being able to write properly because of the uncompensated digit drivers.
Because of these problems, the contract delivery date was extended to permit design
and fabrication of improved digit drivers. This effort was started in May, 1971.
In the interim, the assembled memory unit was loaned to GSFC for preliminary
interface testing.
2.2 FIRST REDESIGN
The new digit driver design necessitated layout and fabrication of new printed
circuit boards for two of the electronics subassemblies. The timing and control
assembly was also completely rebuilt to permanently incorporate improvements in
internal system timing previously "hay-wired" in. These changes provided improved
temperature stability of critical timing signals, lower power consumption because of
more optimized timing, and faster access time.
Tests performed at GSFC included interleaved read/write test patterns (i. e. suc-
cessive read cycles on particular word lines with write operations on adjacent word
lines during alternate cycle times). The effects of such test patterns, which proved
to be relatively severe with respect to test patterns normally used, had not been fully
appreciated. The capability for generating such patterns was subsequently designed
into the system level tester used at Motorola.
Upon return of the memory unit to Motorola (and prior to installation of the new
digit driver and timing and control assemblies) magnetic sheet keepers were installed
on one side of each plated-wire carrier structure to evaluate their effects. Some im-
provement was observed, however, because of constraints imposed on application of
the keepers at the existing state of assembly ("loose" keepering on only one side of
each carrier structure) the results were relatively inconclusive.
The three new board assemblies were installed in October, 1971. The plated-wires
identified as marginal during previous testing were also replaced.
During subsequent testing at the system level, numerous bit errors were observed
under conditions of high temperature and interleaved read/write test patterns. The
memory stack was removed from the unit for comprehensive evaluation on a sophisti-
caued, computer controlled test set-up which had been recently installed. Tests proved
that the existing stack would not be useable without extensive rework because of residual
materials (i. e. mold release) left in the tunnels after removal of the forming wires.
Cleaning of the tunnels by chemical and/or mechanical methods was proven feasible
but was not considered to be the most desirable approach for the following reasons:
1. Removal of all plated-wire would be required, with only marginal assurance
of success after one rework cycle.
2. New processes and techniques for stack construction, avoiding the problems
associated with residual materials, had been developed and proven on sample
units.
3. A much improved word-drive implementation had been designed and tested
through in-house efforts. The new design was a less complex implementation,
generated much less noise and was more compatible with the use of keepers.
4. New techniques for generation of system timing had also been developed which,
in conjunction with the new word drive implementation, offered the potential
for significant reduction in power consumption and better performance margins.
Consequently, several options were presented with recommendations that the
memory stack should again be rebuilt, using the new word drive implementation with
full keepering. Incorporation of the new timing circuitry was also recommended. This
was the option exercised.
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2.3 FINAL DESIGN
Fabrication and assembly of the final configuration was conpleted in March 1972.
In addition to the changes discussed previously, plated-wire with significantly
improved "creep" and "crawl" characteristics was used in the new stack. The improve-
ment was gained at some sacrifice in output level. Because of its relative impervious-
ness to adjacent-bit-disturb phenomenon, the new wire exhibited vastly improved
operating margins.
Extensive worst-case testing was performed at both the memory stack and system
level with good results. The predicted reduction in power consumption was also sub-
stantially achieved. The only problems encountered during formal, system-level test-
ing were mechanical in nature (i. e. failure during vibration). After rectification of
the problems, testing was successfully completed. Final delivery of the memory unit





The memory unit is shown in Figure 1. It is identified as Motorola Part Number
01-P13666B001, Serial Number 001.
3.1 SYSTEM CONFIGURATION
Motorola Drawing Number 15-P13658B, Rev. X2 (included as an insert at the
back of this report) completely defines the end-item package in terms of size, mount-
ing pattern, finish, etc. The weight of the delivered unit was 5.41 pounds.
3.2 ELECTRICAL INTERFACE
Connectors J1 and J2 are Deutsch, Type 75020-442P, as modified and supplied by
GSFC. The total memory interface is comprised of the following (Refer to Figure 2,
Memory System Electrical Interface).
1. 18 Input Data Lines (to memory)
2. 16 Input Address Lines (to memory)
3. 18 Output Data Lines (from memory)
4. 1 Initiate Line (to memory)
5. 1 Read/Write Select Line (to memory)
6. 1 Read Complete Line (from memory)
7. 2 Thermistor Sensor Lines (from memory)
8. 7 Lines for -6. 9V (to memory - all lines common internally)
9. 5 Lines for +5. OV (to memory - all lines common internally)














































































Figure 2. Memory System Electrical Interface
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The connector pin designations are as given in Table II.
All signal inputs and outputs are to, or from, TTL Series 54 Standard logic devices.
All inputs present one unit load. There is no internal loading on any of the output sig-
nal lines. The 18 data output lines and the read complete line are driven from open
collector logic elements whose output transistor is normally in the OFF state.
The electrical interface characteristics of the delivered unit are as follows. On all
signal inputs, a logic ONE is defined as the most positive voltage level, with respect
to the return. On all signal outputs, a logic ONE is defined as the high impedance state.
All time relationships are defined from the 50 percent points of the respective signals.
Transition times (where applicable) are as specified for TTL Series 54 Standard
logic with loading as applied. Stability is defined as being above the minimum logic
ONE level or below the maximum logic ZERO level.
Memory Capacity: 4096 words of 18 bits each (73,728 bits total).
Access: Random by word via 12-bit input address. Also provides for addressing
by memory unit via four-bit bank address. All bank address bits must be at a
logic ONE for access.
Access Time: 350 nanoseconds, maximum, from leading edge of Initiate signal.
Read Cycle Time: 1.20 microseconds, maximum, from leading edge of Initiate
signal.
Write Cycle Time: 1. 00 microseconds, maximum, from leading edge of Initiate
signal.
Operate Rate: 0 to 500k operations per second, minimum, with any read/write
ratio.
Initiate Signal: Active level = logic ONE. Minimum pulse width = 50 nanoseconds.
Maximum pulse width = 550 nanoseconds.
Read/Write Select: Read = logic ONE. Write = logic ZERO. Must be stable from
leading edge of Initiate signal to end of read or write cycle.
Bank Address Lines: Must be at logic ONE level for minimum of 50 nanoseconds.
Leading edge of Bank Address or Initiate (whichever occurs latest) defines
start of cycle.
Word Address Lines: Must be stable from leading edge of Initiate to end of cycle
time.
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Table II. External Connector Pin Assignments





















Bank Address Bit 2


































Data Input Bit 20
Data Input Bit 21
Data Input Bit 22
Data Input Bit 23
Data Input Bit 24
Data Input Bit 2
Data Input Bit 24
Data Input Bit 2
Data Input Bit 26
Data Input Bit 27
Data Input Bit 210
Data Input Bit 2
Data Input Bit 212
Data Input Bit 213
Data Input Bit 214
Data Input Bit 215
Data Input Bit 2
Data Input Bit 217
Data Output Bit 2T
Data Output Bit 21
Data Output Bit 22
Data Output Bit 21
Data Output Bit 24
Data Output Bit 21
Data Output Bit 26
Data Output Bit 21





























Table II. External Connector Pin Assignments (Contd)
Pin No. Function Pin No. Function
J1-2P -6. 9V J2-2P Data Output Bit 29
-3A Bank Address Bit 2 -3A Data Output Bit 210
-3B Bank Address Bit 3 -3B Data Output Bit 211
-3C +5. OV 
-3C Data Output Bit 212
13
-3D +5. OV 
-3D Data Output Bit 2
14
-3E +5.OV -3E Data Output Bit 2
15
-3F +5.0V 
-3F Data Output Bit 2
-3G +5.0OV 
-3G Data Output Bit 216
-3H Thermistor 
-3H Data Output Bit 217
-3J Thermistor 
-3J Return





-3N Not Assigned 
-3N Return
-3P Not Assigned 
-3P Return
Input Date Lines: For write operations, must be stable from leading edge of
Initiate to end of cycle time. For read operations, may be any level within
TTL logic limits.
Read Complete Line: Presents high impedance (20k minimum) in quiescent state.
Goes active (i. e. low impedance) at end of access time (maximum of 350 nano-
seconds following leading edge of Initiate signal). Remains at active level for
minimum of 250 nanoseconds and maximum of 450 nanoseconds. Will sink
minimum of 10 mA at 0. 3V in active state.
Data Output Lines: Presents high impedance state (20k minimum) in quiescent
state. Goes active (i. e. low impedance) maximum of 30 nanoseconds following
leading edge of Read Complete signal and remains active for minimum of 150
nanoseconds following trailing edge of Read Complete signal and maximum of
750 nanoseconds. (Subsequent units would be designed to prohibit active level
on Data Output lines from starting prior to active level on the Read Complete
Line and to constrain maximum duration of active level on Data Output lines
to 600 nanoseconds). Will sink minimum of 10 mA at 0. 3 V in active state.
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3.2. 1 Power Source Requirements
The memory unit operates from power sources of +5. 0V and -6. 9V. Requirements




Average Standby Current: 21 mA, worst-case.
Average Operate Current: 665 mA, worst-case at operate rate of 500k operations
per second and read/write ratio of one.
Transient Demands: 50 mA, maximum, during cycle time.
Standby Power: 111 milliwatts maximum at +5.25V.
Operate Power: 3.50 watts, maximum, at +5.25V and at operate rate of 500 kHz
with a read/write ratio of one.
-6. 9V:
Regulation: ±5%
Average Standby Current: 5.3 mA, worst-case.
Average Operate Current: 249 mA, worst-case at operate rate of 500k operations
per second and read/write ratio of one.
Transient Demands: 60 mA, maximum, during cycle time.
Standby Power: 38.5 milliwatts, maximum, at -7.25 volts.
Operate Power: 1. 81 watts, maximum, at -7. 25 volts and at operate rate of 500
kHz with read/write ratio of one.
3.2.2 Thermistor Characteristics
The thermistor is mounted at the approximate center of the unit. It is a YSI Type
44006 precision element with a nominal impedance of 10k ohms at +25°C. The re-




















































































































































































































































































An overall functional block diagram, data storage and word/digit electronics dia-
gram and simplified memory drive and sense diagram for the diode matrix imple-
mentation (i.e. initial design) are shown in Figures 3 through 5. Corresponding dia-
grams for the transistor per word line implementation (i. e. final design) are shown
in Figures 6 through 8.
3.3.1 Memory Organization
With respect to internal organization, both designs are identical. The memory is
organized into 1024 memory words of 72 bits each. Each memory word therefore
comprises four 18-bit external data words.
The internal organization evolved from the packaging approach. The memory stack
itself is packaged on eight identical printed wiring, glass-epoxy substrates, with 128
two-turn word lines on each board, for a total of 1024.
Each word line wraps twice around 144 plated wires, with the corresponding wires
in each of the eight boards connected in series. At the far end, each pair of adjacent
wires is shorted together, forming seventy-two pairs, with each pair traversing be-
tween all 1024 word lines. The opposite ends of each pair terminate at the input of a
differential sense amplifier. The outputs of a bi-directional digit driver current source
is also connected to each pair of wires at the same end as the sense terminations. A
specific bit storage location is formed at the crossover points of a particular word line
and a pair of plated wires.
Using two wires for each bit storage (i.e. two crossovers) allows a differential
implementation for information sensing, virtually eliminating common-mode noise
problems and increasing the signal outputs at any given word current level, thus per-
mitting operation at lower word currents than would have been required with a single
crossover-per-bit implementation.
A memory word consists of the 72 bits under a single word line on a particular
memory stack board. A particular data word address uniquely locates an 18-bit data
word by identifying a word line and a group of 18 sense amplifier channels or 18 digit
driver current sources.
In either design, the only electronics packaged as part of the memory stack is
associated with word line selection. The rest of the electronics was packaged as four
two-sided printed circuit board assemblies in the diode-matrix implementation and





















































































































































































































































































































































































































































































































































































































































































































































































































































































































































































3.3.2 Word-Line Selection and Drive
In the diode-matrix design, word-line selection was accomplished by actively
switching both ends of the addressed word line. Implementation required a matrix of
32 word switch sources, 32 word switch sinks and 1024 isolating diodes. Each switch
source was connected, through diodes, to 32 word lines. Each switch sink was con-
nected to the opposite end of one word line from each switch source. Since each non-
addressed word line must present a high impedance to the energized switch source, it
was necessary to maintain (from a steady-state source) the charge level on stray
capacitance associated with source activated/non-addressed word lines at a high
enough level to prevent forward-biasing of the isolating diodes.
The diode-matrix implementation was relatively complex, quite noisy and slow
because of charge transfer and stabilization requirements imposed by the stray
capacitance.
Figures 8 and 9, together, show the word current selection and drive methods
used in the final design.
Word line addressing is accomplished through a three-level tree of transistor
switches. The first level steers the word current to one of 16 unique areas of the
stack. One side of a memory stack board (i. e. a plane) comprises one of the sixteen
unique areas. The first (or plane select) level is located in the sequencer. The second
level further steers the word current to one of 8 word groups on the plane addressed
via the first level. The third level finally steers the word current into one of 8 word
lines in the particular word group addressed through the first two levels. The second
and third levels are packaged on the memory stack boards.
The data word address is decoded in the sequencer, using SNC 5445 Binary-to-
Decimal Decoders. Address bits 26 through 29 are decoded into 1-of-16 and identify
the plane. Bits 20, 2 , and 23 are decoded into 1-of-8 and identify the word group.
Bits 22, 24, and 25 are also decoded into 1-of-8 and identify the word line within the
word group. Bits 210 and 211 identify a particular data word location (1-of-4) along
the addressed word line. The apparent anomaly in sequence of the bits allocated for
identification of word group and word line is a result of test considerations. With the
switching matrix implementation used in the system, the address bit allocation defined
above will identify adjacent word lines across a plane when the address sequences in
a straight 1, 2, 4, 8, 16 - - - binary code.
Since only one end of each word line is actively switched (with the opposite end
returned to ground) only the addressed word-line has any voltage applied to it (with












































charge transfer to/from stray capacitance is minimized and stack charge "restoration"
is not necessary. The resulting design is significantly less complex, faster and more
noise-free.
A transformer is used for coupling between the word current generator and the
word line selection matrix to negate the need for a third, high-voltage power input.
The transformer also provides some additional measure of noise reduction.
3.3.3 Control and Sequencing
Memory timing and control in the initial design was derived from a four-stage ring
counter clocked by an astable multivibrator running at approximately 15 MHz. This is
a very conventional approach but, where power consumption is a prime consideration
and switching is used to minimize the average power required, not particularly efficient.
The resolution at 15 MHz is only about 65 nanoseconds and events in the memory
sequence could only be changed by this amount.
The final memory design does not use a discrete internal clock. Instead, memory
sequences are generated from a series of programmable delays. A diagram of the
sequencer logic is shown in Figure 10. Each dealy is programmable, independent
of any other delay. (The actual programming is accomplished by selection of discrete
component values). Thus, timing sequences can be optimized for performance and
power consumption.
Power to all but a minimum of control logic is switched off between memory cycles.
The delay circuit is designed to come up in a normalized state when power is applied.
When an Initiate signal occurs, the power switch is turned on. If the signal is of
longer duration than delay TA (approximately 35 nanoseconds), then the Initiate Over-
ride signal is actuated, locking the memory in the operate mode until the read or write
cycle is completed.
Power to the digit drivers, sense amplifiers and associated logic is also controlled
through the sequencer. The corresponding power switches are physically located on
the digit electronics board assemblies.
Delays TB through 7 E are activated for a write cycle. Delays 7B and 7D set the
width of the two phases of digit current and 7'C sets the separation between the two
phases. Delay rE controls the duration of the word current. The 01 and 52 digit
current controls for one of the four possible data words are activated, depending
on the states of address bits 210 and 211.
Delays TF through 7I are activated during a read cycle. Delay 'F starts the word
current after power start-up transients have had an opportunity to dissipate. A pick-














































































































































































































































































clocks the sense amplifier outputs ipto the output data buffer register. Delays TH
and 7I set the duration of the read complete and the post-read data hold periods,
respectively.
3.3.4 Write Operation
The memory timing for a write cycle is shown in Figure 11. For proper operation,
the address, data and read/write control signals must be stable prior to the leading
edge of the initiate command and must remain stable until the write cycle has been
completed.
When an initiate command pulse occurs in the presence of a low (or ground) level
on the read/write control line, power to the sequencer and to the write electronics
is turned on. A low impedance path is connected from the word current generator to
a particular word line (through the word line selection matrix) as identified by address
bits 20 through 29 . A group of 18 digit driver current sources is then energized for
01, current. The particular current sources are identified by address bits 210 and 211.
The polarity of current (i. e. direction along the plated wire element) from any current
source is controlled by the logic level of the data input to that current source. The q1
digit current is then terminated and 52 current enabled. The two phases are of equal
amplitude and duration. This balanced current implementation precludes any hysteresis
build-up due to an unequal history of data "one" and "zero" writes.
TIME, IN 0 100 200 300 400 500 600 700 800 1250


















Figure 11. System Timing, Write Operation
27
The word current generator is energized early enough-that the terminating tran-
sition of the word current can be made to occur during the time when b2 digit current
is at full amplitude. Data is "written into" the wire when the word current terminates
in the presence of digit current.
At the end of the 02 digit current, the write cycle is complete and internal system
power is turned off. A write cycle, from the leading edge of the initiate command to
turn-off of system power, requires approximately 750 nanoseconds.
3.3.5 Read Operation
The memory timing for a read cycle is shown in Figure 12. For proper operation,
the address and read/write control lines must be stable prior to the leading edge of
the initiate command and must remain stable until completion of the read cycle.
When the initiate command pulse occurs in coincidence with a high level on the
read/write control line, power to the sequencer and the read electronics is turned on.
A low impedance path is again connected to the addressed word line through the word
line selection matrix. A group of 18 sense amplifier channels are selected, as identi-
fied by address bits 210 and 211.
TIME, IN 0 100 200 300 400 500 600 700 800 900 1250





















Figure 12. System Timing, Read Operation
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After any transients generated in the sense amplifiers have :had a chance to settle
out, the word current generator is energized. Signals are induced in the plated wires
during the word current transients and are amplified by the sense amplifiers. The
leading edge transient of the word current is controlled to effect the widest useable
"window" in the sense amplifier output. The amplifier outputs are used as steering
inputs to buffer storage registers. The polarity depends on the state of the information
previously "written into" the plated wire.
The information "read out" during the turn-on transient of the word current is
clocked into the buffer register by the strobe. The strobe is generated by a level de-
tector in the current generator. This minimizes possible uncertainties in strobe
position.
The read-complete signal is initiated when the data is clocked into the buffer
register. It is maintained for a minimum of 250 nanoseconds and a maximum of 450
nanoseconds. Output data is maintained in the buffer register for at least 150 nano-
seconds after termination of the read complete signal. At the end of this time the
read cycle is complete and internal power is switched off.
The data and read complete sources are Series 54 open collector logic elements.
A low impedance (i.e. output transistor on) denotes the active level for the read com-
plete line and a logic zero on the data lines. The only time the low impedance con-
dition will exist on a data line is during the actual read-out (per Figure 12) of a bit 0.
3.3.6 Power Requirements
The average power consumption in the memory is minimized through the use of
solid-state power switches. During idle periods, power is switched off to all elec-
tronics except that required for detection of initiate commands and sequencer nor-
malization. The nominal and worst-case maximum standby and operate power for
operating rates of 500 kHz and read/write ratios of 1-to-1 and 4-to-1 are summarized
in Table IV. As shown in the table the power is well within the specified 6 watts.
Capacitive filtering is used on all power inputs to minimize the peak energy demands
on the power source. Only two voltage inputs are required; +5. 0 volts ±5% and -6. 9
volts ±5%.
Table IV. Memory Power Requirements
Nominal Worst-Case
+5 00 V, +25 0 C -6.90 V, +250 C +5.25V, +85 0 C -7.25 V, +85 0 C
Standby Standby 82.0 mW 12.5 mW 99.8 mW 30.5 mWPower
4-1 R/W 1-1 R/W 4-1 R/W 1-1 R/W 4-1 R/W 1-1 R/W 4-1 R/W 1-1 R/W
Operate
Power 2.41 W 2.70 W 0.75 W 0. 99 W 3.35 W 3.49 W 1.42 W 1.81 W
Maximum worst-case power = 4. 76 W @4-1 R/W
= 5.30 W@1-1 R/W
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3.4 ELECTRICAL PARTS
High-Rel, screened parts were used in construction of the memory.
3.4.1 Logic Circuits
Series 54 TTL integrated circuit logic elements were used throughout the memory.
When available, these were procured per the requirements of Marshall Space Flight
Center Specification 85M02716. Devices not available per this specification were pro-
cured per MIL-STD-883, Class B.
3.4.2 Discrete Resistors
Two types of established reliability resistors were used in the memory; the
RCRXXG Composition and the RNR55C metal film. Both types were procured to S
failure-rate levels.
3.4.3 Discrete Capacitors
Three types of capacitors were used; the CSR13 style, established reliability
tantalum with failure rate of R or lower, the CKR05 and 06 style, established re-
liability ceramic with failure rate of R or lower, and the CM series mica per MIL-C-
5/18 with additional screening for DWV and IR.
3.4.4 Transformer
A single rf transformer was used in the memory for coupling the word current
from the generator to the memory stack. The transformer was fabricated in-house
to the requirements of MIL-C-15305, Type LT6K, with temperature cycling per MIL-
STD-202, Method 102, Condition C, except 10 cycles at -550 C.
3.4.5 Discrete Transistors and Diodes
Only JANTX transistors and diodes were used in construction of the memory.
3.4.6 Hybrid Circuits
Eight different hybrid integrated circuits were used in the memory. These were all
manufactured in-house and screened to requirements meeting or exceeding MIL-STD-
883, Class B. (Operational vibration and power aging were waived on four of the eight




The delay circuit is shown, functionally, in Figure 13. Only the high-to-low tran-
sition at the input is delayed at the output, with both the true and complement outputs
available. The delay is adjustable from a minimum of approximately 25 nanoseconds
to a maximum of several microseconds.
3.4.6.2 Word Current Generator
The word current generator is shown in Figure 14. It consists, basically, of a con-
trolled current source for which the turn-on slope and the amplitude are programmable
by selection of external, discrete components. The current is gated on and off by an
external enable signal. Input voltages are monitored and the word current is inhibited
if voltage(s) is below a level of which the memory will operate properly.
There is also a level detector on the current output from which a trigger is develop-
ed for sampling the sense amplifier outputs during a read operation.
3.4.6.3 Word-Line Selection Circuits
The word line selection circuits are shown in Figures 15 and 16. A particular
switch is closed by grounding the corresponding selection input. The first-level
selection circuit is straightforward, a single input with four parallel, independently
controlled switches to four outputs.
The second and third level switches are packaged together. A particular package
contains one second level switch and two banks of four third level switches each.
Each of four third level selection inputs controls one switch in each bank. A single
selection input controls the second level switch. The pin-outs are configured so that
a second level switch can be connected to a third level bank in a different package, as
well as to a bank in its own package.
3.4.6.4 Sense Amplifier
The four-channel sense amplifier is shown in Figure 17. It consists of a mono-
lithic MC 1546L amplifier clip in a special package with the input terminating
resistors.
3.4.6.5 Digit Driver
The digit driver is shown in Figure 18. Basically, it consists of two current
sources with steering such that, depending on the logic inputs, one of the sources
may be enabled to conduct current through the load in a particular direction. The T1
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current. The D and D inputs denote the true and complement levels of an input data bit.
If D is true, then current will flow in the direction indicated during T1 and in the oppo-
site direction during T2. The current flow would be opposite if D were true.
3.4.6.6 Power Switches
Two types of power switches are used in the memory. One type provides two inde-
pendently controlled logic level (i. e , +5. 0 V) outputs from the primary +5 V input. The
other type provides two sets of +5. 0 V and -6. 9 V outputs from the corresponding inputs.
Each set is controlled independently. The switches themselves consume no power when in
the OFF state. The switches perform no regulation. They are shown functionally in
Figures 19 and 20.
3.5 MECHANICAL DESIGN
3. 5. 1 Stack Design
The plated wire memory stack used in the LP RASM used a standard Motorola plane
design for spaceborne memories developed to high reliability, quality assurance, and
workmanship standards. The primary design goal of the stack was simplicity of fabri-
cation combined with high reliability. The number of solder joints and plated through
holes are minimized to accomplish this end. The stack consists of eight planes ar-
ranged and interconnected to meet the specific requirements of the LP RASM. Specific
details of stack construction are described below.
3. 5. 1. 1 Carrier Structure
The carrier structure, the heart of the memory plane, contains the word lines and
the plated wire which stores the bits of data. The plated wires are installed in 0. 007
diameter tunnels on 0. 025 centers in a polyimide-FEP tunnel matt. The tunnel matt is
constructed by forming the FEP (between the polyimide film) around dummy wires at
controlled temperature, pressure and wire tension. After complete assembly pro-
cessing the dummy wires are removed and the plated wire is installed in the tunnel.
Word lines of etched copper on polyimide film are laminated to each side of the
tunnel matt so that they are perpendicular to the tunnels (plated wire). The word lines
are double turn (twice around the wires per line). Their mechanical configuration is
0. 010 wide conductor, an intervening 0. 005 space and another 0. 010 conductor, all on
repetitive 0. 050 centers. The word lines are printed and etched on a single piece of
film which is wrapped around one end of the tunnel matt to encircle the wire. A lap
solder joint at the other end of the tunnel matt creates the double turn in the word line.
Farther away from the matt, on the same end, is a "window" in the polyimide film













Figure 19. Power Switch +5 V/ -6 V
+5V IN
00 < +5V OUT, A
CONTROLA - - - J
_--- -- 0 +5V OUT, B
CONTROL B - - -
4891-2
Figure 20. Power Switch +5 V/+5 V
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Each carrier structure contains 64 word lines and 100 bit lines (plated wire tunnel
pairs). To provide the desired storage capacity for the LP RASM only 72 tunnel pairs
are populated (plated wire installed).
Keepers, of high magnetic permeability and processed with extreme care, are
bonded to the outer surface of the polyimide film which support the word lines to con-
tain the word line field and shield against external magnetic fields. The tunnel matt
and word lines are carefully fabricated and then laminated into a subassembly using
multilayer printed wiring board techniques. The keepers are then laminated using















KEEPER TUNNEL MATT 0.007 DIA TUNNEL
Figure 21. Carrier Structure Construction
3. 5.1. 2 Memory Plane
The memory plane is fabricated by laminating two carrier structures to each side
of a motherboard. The motherboard is a two-sided printed wiring board which has a
conductor pattern to match the carrier structure word line pattern in the "window"
area. A lap solder joint in this window connects the word lines to the 8 x 8 word drive
matrix on the motherboard. The input and return for the matrix is tracked to the edge
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carrier structures per plane provide 128 word x 72 bit capacity. Installation of the
8 word-drive flat packs per side, by lap soldering, completes the memory plane
subassembly.
3. 5.1. 3 Plated Wire Stack
The memory stack consists of eight memory planes electrically and mechanically
integrated into one unit to provide 1024 words x 72 bits of storage. The digit lines of
each plane are interconnected with flat flexible circuitry bonded to the motherboard
which permits the stack to be opened as necessary during assembly and rework. The
plated wire is formed like a "hairpin" and installed into the top and bottom carrier
structure (similar to a trombone slide). The two ends of the plated wire are lap
soldered directly to the conductor of the interconnecting flex cable. This approach for
installing the plated wire minimizes the number of solder joints required while pro-
viding the required stress relief.
Flexible circuitry is also used to interconnect common word drive signals from
plane to plane and, combined with miniature connectors, carry all digit and word
signals to the electronics. The use of flex circuitry interconnect provides controlled
impedance and line characteristics. The connectors allow the stack to be connected/
disconnected from the electronics with minimum effort.
During assembly, spacers are installed at each tie-down location on the planes to
precisely position the planes relative to each other in the stack. The tie-downs are
located to provide maximum stability under dynamic conditions.
3.5.2 System Packaging
The 4k x 18 bit Low Power Random Access Spacecraft Memory developed by
Motorola consisted of a 1k by 72 plated wire stack, two digit drive/sense electronics
boards and a timing/control/word' drive board, all contained in an aluminum housing.
The concept of stacking the electronics boards in the same manner as the planes
was used in the complete memory package. The timing/control/word drive board was
located on top of the plated wire stack while the two digit drive/sense boards were
located below the plated wire stack. This arrangement eliminates interference between
signals as the digit line interconnects leave the plated wire stack in one direction while
the word lines go the other direction. The memory internal assembly is shown in
Figure 1.
The size of the memory plane (i. e., number of word lines, digit lines, required
structural mounting and word drive matrix area) determine the "plan view" size of
the system package. The basic plane size is 8. 05" long x 4. 3" wide and contains 6
tie-down screws. The electronics boards have the same mounting tie-down locations
and length as the plane but are 4. 5" wide.
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Mechanically, each of the electronic boards are essentially identical. Each consists
of a printed wiring board to which flat pack integrated circuits (Motorola plated wire
hybrids or conventional logic) are lap soldered and a few discrete components are
mounted. The digit boards contain the digit drivers, sense amplifiers, data input
buffers and data output registers. The third board contains the timing and control logic
and the transistor word drive select electronics.
After the boards are assembled, a thin conformal coating is applied to the board
assembly. This coating provides protection in a high humidity environment, protection
against shorting across components and a vibration damping effect on the boards. This
provides an encapsulated assembly that is easily disassembled for servicing or repair.
Flat flexible cable is used for interconnecting between board assemblies. The flex
interconnect is arranged so the plated wire stack and printed wiring boards can be
assembled in the system stack (described previously) or opened out to provide access
for testing or troubleshooting of the boards, the stack or the system. The connection
to the external connector is a conventional hard wire harness.
The plated wire stack and electronics boards are assembled by stacking them into
a single unit and installing them in a housing. Spacers are provided between the boards
and the stack at the tie down locations to position them with respect to each other. Six
special high strength screws pass through the spacers and secure the system in the
housing.
The system assembly is contained in a single protective housing which was
machined from aluminum. The Memory housing is 9. 0" long x 5.8" wide x 2. 8" high
(exclusive of mounting flanges and connectors) establishing a volume of 126 cubic
inches. The system has a total weight of 5.4 pounds.
3.5.3 Materials
Motorola's basic memory system design uses materials that meet the requirements
of high reliability spaceborne hardware, particularly in the area of environment,
outgassing and compatibility with other materials in the spacecraft. Materials are used
that were approved on the Mariner'71 subsystems which Motorola designed and fabri-
cated and have since been proven by the success of the mission. The use of any
material is dependent not only on the material but also on its receiving the proper
processing and cure. This factor was considered in the assembly procedures and
processes used to fabricate the memory system.
All of the materials used in the LP RASM were submitted to the Chemistry and
Physics Section of the Engineering Physics Division at GSFC for review and approval.
From the preliminary design, some alternate materials were recommended and some
changes in cure cycles were suggested. If data was not readily available on a material





Comprehensive testing was performed on the memory and its components at the
piece part level and at each level of assembly. The formal test documents for tests
performed at the stack and system levels are included as appendices.
4.1 SYSTEM LEVEL TESTING
Both Acceptance and Qualification tests were conducted at'the system level.
Acceptance testing included complete functional tests at temperature extremes of
+850C and -400 C. The Acceptance Test Procedure and Test Data Records are in-
cluded as Appendix I Acceptance Tests (except at high and low temperatures) were re-
peated after qualification testing.
Qualification testing consisted of both sine and random vibration, shock and altitude
(to 10- 5 mm Hg). The memory unit was continuously exercised during all qualification
testing. The Qualification Test Procedure and Data Records are included as Appendix
II.
4.2 MEMORY STACK TESTING
A 100 percent on-line test was performed on the plated-wire during manufacture
under relatively severe test patterns and word/digit current variations.
In addition to the on-line wire test, the memory stack was subjected to compre-
hensive, worst-case tests, over temperature, at the stack level using an EH8500 com-
puter controlled memory tester. These tests were performed in accordance with a
formal stack test procedure, which is included as Appendix III. The procedure is quite
definitive, however, and some explanation is probably in order relative to the test pattern
shown in Figure 5 (page 10 of the test procedure).
The first three horizontal rows relate to word current in the word line correspond-
ing to the particular bit under test and word currents in the two word lines immediately
adjacent (i. e., left adjacent bit and right adjacent bit). The fourth row relates to digit
current in the plated-wire corresponding to the particular bit under test.
The vertical columns relate to successive time slots, left-to-right except that, as
indicated in the row labeled NO. OF CYCLES, the first group of three time slots is
cycled through 103 times before stepping to the fourth time slot.
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IWD identifies a maximum, or disturb, word current level. IWW and IWR identify
a minimum word current level, which is worst-case for writing and reading in the
bit-under-test. IDD1 and IDD2 identify maximum, or disturb, bipolar digit current
levels. IDW1 and IDW2 identify minimum levels of the bipolar digit currents. These
are worst-case for writing in the word-under-test.
During the first three time slots, information of a particular polarity is "hard-
written" (i. e., under maximum word and digit current levels) into the bit-under-test
and its two adjacent bits along the same plated-wire. This is done 1000 times and
constitutes adverse history.
The opposite polarity information is then "soft-written" one time in the bit-under-
test and then immediately read out, again with minimum word current. The resulting
wire output represents an "undisturbed" condition (i. e., with no intervening activity
at adjacent bit locations).
The next four program steps are cycled through a total of 10, 000 times. During
the first time slot, information opposite to that stored in the bit-under-test is written
into one of the adjacent bits under conditions of worst-case maximum word and digit
current levels. In the second time slot, maximum-level word current is pulsed
through the word line corresponding to the bit-under-test. The same two steps are
then repeated, only with reference to the other adjacent bit.
During the final time period, the bit-under-test is again read and compared to
preset limits, using worst-case minimum word current.
Any wire which did not meet a minimum output level requirement of 5. 0 millivolts,
over temperature, was replaced. This amounted to a total of 35 wire pairs. There is
a total of 576 wire pairs (72 pairs per plane times 8 planes) in the stack. The replace-
ment incidence therefore represented approximately 6 percent, which is well within
normal expectations.
4.3 HYBRID CIRCUIT SCREENING
All hybrid microcircuits used in the memory were subjected to extensive, 100
percent screening to criteria based on MIL-STD-883 criteria. In addition to compre-
hensive electrical tests at temperature extremes, these tests included precap visual
inspection, centrifuge, operational vibration, stabilization bake, thermal cycling,
power aging and leak testing. (As mentioned previously, operational vibration and
power aging requirements were waived on a total of 138 hybrid circuits manufactured




AM B CATIN 
- REVISIONS 
NEXT ASSEMBLY USED ON W I II APROVED
X2
IN ITIAL Re t-,EASE
Changed -6.2 V. to -6.5V. Added
interleaved read/write test.
Deleted references to +15V
X3 Retyped to Incorporate Procedlural







EVSTATUS REV IXl Xl Xi3 X3 X33 X3 X3 X3 3 3 3X3 3 3 _ |
OF SHEETS SHEET 1 5 6 7 8 9 10iZ't 20.
INTERPRET DRAWING IN ACCORDANCE WITH STANDARDS PRESCRIBED BY FOR PARTS LIST SEE
ama. POP nu - ' I I. IIUNLESS OTHERWISE SECIFIED
ALL D)MENSIONS ARE IN
INCtES.'AIA E#D£ USE. FOR
TOLERANCES SEE NOTE
IMATERIAL:
V.1. W199100A3/f9 DWi FOR
R BY -t. HuIeeke
CHK'BY B. Lott Government INC. /Government glctronlcs Dlvislo6 8201 EAST MliOOWELL ROADSCOTTSDALE, ARIZONA 85252




APP~ .D ,,,ATE I
Ih o ol11IAT -
ACCEPTANCE TEST PROCEDURE LOW POWER
RANDOM ACCESS SPACECRAFT MEMORY
PART NO .o0-P13666B
........ -.... ' ' I2I'II I -





I - ~-: · ISHEET OF 2(
.I
_ _~~~~~~~~~~~~~~~~~~~
.. _ . .~~~~~~~~~~~~~~~~
__ 
. . .- A .. . - -. 
C -
-r
f--. -- .. ·67VA 





















SCOF1E . . . . . . . . . . . . . . ... .
REFERENCE INFORMATION . . . . . . . . . . .
2.1 Specifications Applicable . . . .
2.2 Definitions .. o .,.,.,.. .. . e · * 
TEST EQUIPMENT AND ENVIRONMENTAL REQUIREMENTS
3.1 Tst EFn y~...ne .
TO* ul .L, ~/il I& & · · · · · · · · .· · ·
3.2 Test Conditions . . ..· * 
PHYSICAL CHlARACTERISTICS . . . . .
4.1 Weight . .............. * * * * * * 
4.2 Dimensions . . . . . . . . . ......
ELECTRICAL TESTS . . . . . . .....
5.1 Electrical Test Effort . . . . . .
5o2 Log Book . . . ..  ..
503 Interconnection . . . . . . . . . .
5.4 Functional Tests . . . . . . . . . .
TEMPERATURE TESTS . .. ... . .. .
6.1 Temperature Test Setup . . . . . . ...
6·2 Thermal Cycle . . . . . . . . . .
* .9 * .





* . . * * 9
9. . . . .
* . . . .
* * * * * 9
* * . * 9 
* * * * * @
. . . * * .
* . * * * 9
* . * * . 9
* * * * * 9
00OO00·













8201 E. McDOWELL ROAD
SCOTTSDALE, ARIZONA 85252
AV-2-B-199H-100A.3/69 OWG FORMAT





















































This procedure and the test data sheet (12-P11216B) define the unit
acceptance requirements for the Low Power Random Access Spacecraft






Low Power Random Access Spacecraft Memory









UP position on DATA and ADDRESS switches,
DATA and ADDRESS lamps ON
DOWN position on DATA and ADDRESS switches,
DATA and ADDRESS lamps OFF
Motorola Plated Wire Memory Tester
Most Significant Bit
Least Significant Bit
Lamp ON indicated ERROR present.
TEST EQUIPMENT AND ENVIRONMENTAL REQUIRWENTS
TEST EQUIPMENT
The calibrated test equipment listed below, or its equivalent, will be
required to perform this test procedure. Any equipment used as an
equivalent to that listed below shall be recorded in the data sheet.
MOTOROLA INC.
Government Electronics Division
8201 E. McDOWELL ROAD
SCOTTSDALE, ARIZONA 85252
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Motorola Plated Wire Memory Tester O1-P1117OBOO1
NOTE: The Motorola Plated Wire Memory Tester supplies inputs to
the memory under t st from N5400 series logic and presents
a single unit load of 3N5O00 logic on the memory output lines.
Motorola Tester Interface Box T-5909
NOTE: The Interface Box puts a 51 ohm resistor in series with all
of the signals going to the memory end provides a 1K pull
up resistor to signals coming back from the memory.
TEST CO'IDITIONS
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voltages, +5V + 5%, and -6.9V + 5%.
3.2.2 Ambient Temperature
The unit shall be tested in a laboratory area having temperature of
25 ± lO°C (77 t 18%F).
3,2.3 Ambient Itumidity
Normal laboratory ambient, not to excded 9C0.
3.2.4 Ambient Atmospheric Presaure
Normal laboratory ambient.
3.2.5 Shielding and Isolation Requirements
No special precautions are required.
3.2.6 Stabilization Period
The test equipment shall not be used to conduct tests until after a
minimum warm-up period of 15 minutes.
3.2.7 Cooling
None required.
4. 0 PHYSICAL CHARACTERISTICS
The volume and weight of the LP RASM are to be measured.
4.1 WEIGHT
Place the LP RASM on the scale and read and record in the data sheet the
weight of the memory in pounds.
4.2 DIMENSIONS
Measure and record in the data sheet the outside dimensions as shown in
Figure 1o Compute and record in the data sheet the memory volume by multi-
plying dimension W by dimension H by dimension D. (V = W X H X D).
MOTOROLLA NC. I SIZE I CODE IDENT NO. DOG NO.
Government Electronics Division A 94990 12-PA1215B
8201 E. McDOWELL ROAD
SCOTTSDALE, ARIZONA 85252 SCALE IREVISION X3 ISHEET 5






~5l ELECTPTCAL TEST EFFORT
The electrical test effort shall consist of a Functional Test (5.L),
and Temperature Test (6,0).
5.2 TEST LOG
This test log shall be used to record the history of the memory starting
from the first system test. It shall show all t-sting, rework and idle
time of the memory.
5.3 INTEFRCONNECT1ON
All the Intgrface Blox, set memory power to OFF'. Connect the unit under
test as shown in Figure 2, except that the Interface Box will not be
connected to the Plated Wire Memory Tester. The connections are all
labeled on the Interface Box.
Turn the coarse voltoage controls fully counterclockwise and turn on
power to all electrical test equipment.
Using the scope, adjust the Pulse Generator for +3 + O.1V positive pulses
of 450 + 10 nauosecond duration (at the 50 percent points) at a 500 +
loO KHz rep rate. (Use the counter to adjust the rep rate). The pulse
generator output must be terminated in 50 ohms and connected to the
tester when making these adjustments.
Normal precaution shall be taken to ensure that the equipment is not
dropped or damaged in any way while it is being handled, or while the
connectors are being engaged.
5.h FUNCTIONAL TESTS
MOTOBRbOLA INC. SIZE CODE IDENT NO. DWG NO.
Government Electronics Division A 94990 12-P11?15B
8201 E. McDOWELL ROAD
SCOTTSDALE, ARIZONA 85252 SCALE REVISION XSHEET 6
AV.2-B-199H'10OA. 3/69 DWG FORMAT 1-6
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Prelimilnary Control Settings
Set the Tester and Interface Box controls as follows and maintain




IB l-BDO (24 Swtiches) No. O Down
all Others Up
Tape Reader Power Light Off
Run-Off-Rewind Switch Off










Memory Solect Switches All 2.4V
Input Current Switch GND
Output Pullup Resistor GND
WC Switch Off
Initiate Pulse Switch GND
WC2 Switch Off
Memory Power Off
MOTO~ROLA INC. SIZE CODE IDENT NO. DWG NO.
Government Electronics Division A 94990 12-P11215B
8201 E. McDOWELL ROAD
SCOTTSDALE, ARIZONA 85252 . SCALE REVISION X3 SHEET 7
.. _^. ......SCALESION X~ IS H E E T
7
AV.2.B-199H-100A.3/69 DWG FORMAT 1-7
!
5.J, .
504.1.1 U Initial Powern apt Conditions
Using the DVMp adjust the three supplies as follows:
+5V to Interface Box: +50. + OolV
+5V to Moemory: +5.0 + O.lV
-6.9V to Memory: -6.9 + O.lV
Set the meter selection switches to measure current and leave them in this
position. Disconnect the output side of all three power supplies from the
Interface Box.
All subsequent mention of +5V in the procedure refers to memory power unless
otherwise specified.
5.4.2 Chassis Isolation
Using the digital ohmeter verify that the impedance between the memory
chassis and ground test point on the interface box is>9 megohoms. Record
the results in the Data Sheet.
5.1,.3 Input Signal Loading
5.4.3.1 Connect the two +5V supplies to the Interface Box. (If the Interface Box
supply overlonds, reset it by turning its power off and back on).
5.4.3.2 Remove the Jumper wire from the INT PULSE test point. Connect the digital
ammeter between the INT PUL3E and INT PULSE SW test points. Momentarily
turn the MEMORY POWER switch to ON and measure and record the current.
3et the INT PULSE switch to the +2.4V position. Momentarily set the memory
power switch to ON and again measure and record the current. Disconnect
the ammeter and connect the Jumper wire between the INT PULSE and INT
PULSE SW test points.
5.4.3.3 Replace the Jumper from the MEMORY SELECT 1 test point to the MEMORY SELECT
1 SWITCH test point with the digital ammeter. Momentarily set MEMORY POWER
to ON and measure and record the current. Set the-MEMORY SELhXCT 1 SWITCH to
the GOD position. Momentarily set MEMORY POWER to ON and measure and record
MOTOROLA aINC. SIZE CODE IDENT NO. DWG NO.
Government Electronics Division A 94990 12-P11215B
8201 E. McDOWELL ROAD I
SCOTTSDALE, ARIZONA 85252 SCALE REVISION 3SHEET 8







Disconnect the ammeter and replace the jumper wire. Set the MEMORY
SELECT 1 SWITCH back to the +2.4V position.
5.4.3.h Repeat paragraph 5.4.3.3 for MEMOPY SELECT 2, MEMORY SELECT 3, and MEMORY
SE;LECT 4.
5.4.3.5 Connect the ammeter from the READ/WRITE test point to the INPUT CURRENT
SWITCH test point. Set the Initiate Pulse v9witch to 2.LV. Momentarily
set the memory power switch to ON. Measure and record the current.
Move the INPUT CURRENT SWITCH to the +2.4V position. Momentarily set the
ME,MOIRY POWER switch to ON and measure and record the current. Return the
INPUT CUtlPINT SWITCH to the GND position.
5.l4.3.6 Connect the ammeter between the ADDRESS BIT 20 and the INPUT CURRENT test
points. Momentarily set the MEMORY POWER switch to the ON position and
measure and record the current.
Set the INPUT CURTWINT SWITCH to the +2.4V position. Momentarily set the
MEMCRY POWgR switch to the ON position and measure and record the current.
Set the ENPUT CU'1TENT SWITCH back to the OND position.
Repeat the above two measurements at each of the 12 address bit test points.
Connect a Jumper between the R/W and (IND test points. Repeat the above two
measurements at each of the 18 DI test points (i.e. with the ammeter conn.
between a DI test point and the INPUT CURRENT test point)
Verify that that MEMClY POWER switch is OFF. Remove the Jumper from the R/W
test point and install the Jumper from the INT PULSE test point back in its
original position.
5.4. Verification of Open Collector on Output Signals
5..4.4.1 Connect the Interface Box to the tester. Connect the -6.9V power supply to
the Interface Box. At the tester, depress the STOP and RESET pushbuttons.
5*4.L.*2 Turn the MEMORY POWER switch ON and push the START button on the tester. The
MOTOROLA INC. -SIZE CODE IDENT NO. IDWG NO.
Government Electronics Division A 94990 12-P1121 B
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tester will wtrite a "0" in all data bits in all 4096'addresses one time
and stop.
5e.J4o3 Set the READ/WRITE switch on the tester to the READ position. Push the
tester START button. Using the Dual Trace of the oscilloscope, measure
and record in the data sheet the voltage at the READ COMPLETE test point
LSOns after the leading edge of the pulse at the INITIATE PULSE test point.
The voltage shall be - 100 my.
(The read complete output for this test and the data outputs for the next
test are terminated with a 1K resistor to OND).
5.4.4.4 Measure and record in the data sheet the voltage at each of the 18 data
output lines that occurs 500 ns after the leading edge of the Initiate
Pulse. The voltage shall be S 100 myv. Push the tester stop button.
Set the OUTPUT PULLUP RESISTOR switch to the +*SV position.
5.4.5 Power Consumption
5.4.5.1 Using the DVM, adjust the +5V and -6.9V memory power supplies to +5.0 +
O.lV and -6.9 + O.1V, respectively. Record the voltages.
lUsing the li28BR milliammeter, measure and record the current from the +5V
memory supply. Compute and record the +5V power.
5.4.5.2 Deleted. (+15V Power Measurement).
5.4.5.3 Using the mi.lliammeter, measure and record the current to the -6.9V
supply. Compute and record the -6. 9V power.
5.4.l5. Compute and record the total Memory Idle Power.
5.4.5.5 Set the AD!)PE10S PATTERN switch to SEQ. and momentarily depress the RESET
and 3TART buttons. The tester should be cycling through memory addresses.
5.°.5.6 Repeat 5.4.5.1,
IMOTOROLA IN. SIZE CODE IDENT NO. DWG NO.
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50°4507 Deleted. (+15V Power Measurement).
54*,5.8 Repeat 5,4o5.3.
5.4.5o9 Compute and record the Total Active Power.
5.4.6 Rend Complete Timing
504.6.1 Connect the oscilloscope As follows; trigger input Jack to the INITIATE
PULSE test point, channel A voltage probe to INITIATE PULE test point,
channel B voltage probe to READ COMPLiTE test point.
5.146.2 Set DATA PATTERN switch to MAN.
5.4.6.3 Set READ/WRITE switch to READ.
5.4.6.4 Depress and release the RESET button, then the STAPT button.
5.4.6.5 Synchronize the oscilloscope on the leading edge of the initiate pulse.
5.4.6.6 The read complete pulse shall be a negative pulse and shall be generated
500 nanoseconds maximum after the leading edge of the initiate pulse
and the duration shall be 250 ns minimum and 450 ns maximum. (All
timing rl.ationships shall be measured at the 50% points.) Record the
pulse delay and duration in the date sheeto
MOTOROLA INC. SIZE CODE IDENT NO. DWG NO.
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V5.h ·7 System Function Tests
50L47ol Depress and release RESET button. Set ADDRESS PATTERN switch to SEQ.
Set DATA PATTERN switch to SEQ.
5.4-7.2 Depress and release START button. The tester will then begin cycling
through all memory locations. It steps to the first address, writes a
"O", reads a "0", writes a "1", reads a "1" in all bits in that address
word, then steps to the next address, etc. The tester continues this
evele unleas an error occurs.
Record any errorso
Test for 10 seconds. Use the counter to measure the elapsed test time.
Depress the STOP button.
5.4.7.3 Set READ 1/READ 7 Switch in the READ 7 position. The READ 7 mode causes
the tester to write a "O", read a "O" seven times, write a "1", read a
"1", seven times in each memory locations.
5,47.4 Depress and release the START button. The Tester continues to cycle
unless an error occurs.
Record any errors.
Test for 10 seconds.
5°4.7.5 Depress and release the STOP button.
5.4.7.6 Set DATA PATTERN switch to MAN.
5.4.7.7 Set READ-WRTTE switch to WRITE.
5.h.7.8 Set all DATA switches to UP position. Depress and release RESET button.
5.4.7.9 Depress and release START button. Memory will cycle thru all 4096 addresses
one time and stop.
MOTOROLA INC. SIZE CODE IDENT NO. DWG NO.
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Set READ-WRITE switch to READ. Depress and release RESET button.
Depress and release START button. Run for one minute. Record any errors.
Depress and release STOP button.
Set READ-WRrTE switch to WRITE.
Set all DATA switches to DOWN position. Depress and release RESET button.
Depress and release START button. Memory will cycle thru all o096 addresses
one time and stop'
Set READ-WRTTE switch to READ. Depress and release RESET button.
Depress and release START button. Run for one minute. Record any errors.
Depress and release STOP button.
Random Access Capability
5.4.8.1 Set READ-WRITE switch to WRITE.
5.4.8.2 Set ADDRESS PATTERN switch to MAN.
5.4.8.3 Select an address at random with the ADDRESS switches.
'.4,13., Set DAJTA ,witches in a random pattern. Depress and release RESET button.
5,4.8.5 Depress and release START button. The selected data will be written into
the selected address.
5.4.8.6 Depress and release the Stop button. Set the READ-WRITE switch to READ.
5*4 .8,7 Depress and release the START button. The data in thisiaddress location
will be read out, If an error occurs, note this in the data sheet.
5o.48.8 The operator should select 3 other addresses at random repeating steps
5.4.8.1 thru .ih.8.7 and verify that the unit indeed does have random
access capebilityo
5.49,g Non-Volatility Test
5.h.9,l Set ADDRESS PATTERN switch to SEQ.
MOTOROLA INC.
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5.4.9.2 Set DATA PATTERN switch to MAN. Set DATA switches to a random pattern.
Depress and release RESET button. Set READ-WRITE switch to WRITE.
5.I4j9,3 Depress and release sTART button. The tester will run through all 4096 address
one time and then stops.
5.b.9.h Turn memory power off.
5b4,-95 Set READ-WRITE switch to READ..
59o.9.6 Depress and release the RESET button,
e.oD9.7 Turn memory power on.
5.4.9.8 Depress and release the START button. If an error occurs, record this
on the data sheet. If no error occur, no words were disturbed when the
power was interrupted.
5o4J909 Depress and release the STOP button.
5.4.10 Memory Select Test
5.4.10,1 Set ADDRESS PATTERN switch to SEQ and DATA PATTERN switch to SEQ.
5.4.10,2 Set Memory Select switches to "0000".
5,4M.103 Depress and release RESET button, then the START button. Tester shall
indicate an error at the first address. Record the address on the data
sheete
5. 10lO.4 Repeat 5.41063 with memory select switches set to "0001",
"0010" "0OO11", "0100', "0101", "0"110", "0111", "1000", "1001", "1010",
"1011O", "1100", "1101", and "1110".
5,4,1O05 Set MEMORY SELECT switches to "1111".
5.4.100 6 Set the No. O switch on BD1 to the UP position. Depress and release the
RESET button, then the START button. Allow tester to run for 10 seconds.
Record any errors. Depress and release the STOP button.
MOTO'ROLA INC6. SIZE CODE IDENTNO. DWNO.
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Worst Case Pattern Test
5.4.1o.l Set the DATA PATTERN switch and the ADDRESS PATTERN switch to WC1. Turn
the WC switch ON. Depress and release the STOP and RESET buttons.
5.4.11.2 Depress and release the START button. The tester will execute the follow-
ing sequences
a. Write.a "1" in every bit of every word 210 times.
b. Write a "O" ones in every bit of every word under an even numbered
word line in the stack.
o.. Write a "1" in every bit of every word under an odd numbered word
line and read the previously written "0" in every bit of every
word under an even numbered word line until the operator sequenees
to the next group or until an error is detected. The READ light
is lit during this cycle.
' PC'T: If any error lights are OC" when eycle C starts, disregard
them and depress R0SET one time prior to starting the one
minute count. This applies to a11 worst-case pattern tests.
Run in cycle C0for one minute. Record any errors on the date sheet.
5.4.11.3 Press iad release the WC1 SLE button, The tester will execute the pre-
oeeding sequence except "even" and "odd" are interchangedo The WC20
and WC21 lights will indicate the second WC1 group is under test. Reoor#
an: errors 
5.4.11.4 Repeat 5.4.11.3 for WC1 groups 3 and 4 in which "1" and "O" are interchangd.
Record any errors on the data sheet. Depress and release the STOP button.
Turn the EMDORY POWER off.
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The temperature tests shall be conducted under normal laboratory
conditions with the exception of temperature.
THERMAL CYCLE
Place the unit in the temperature chamber and re-establish the test
setup as shown in Figure 2.
High Temperature
Incrense the environmental temperature to 85°C t 30 C. Beginning 50
minutes after the temperature chamber has reached 85°C, measure and re-
cord in the data sheet thermistor resistance at 10 minute intervals.
Do this by plecing the digital ohmmeter across the THERMISTOR terminals
on the interface box. At each measurement, except the first one,
calculate the percent change from the previous reading. When the percent
change is :: 10%, proceed to paragraph 6.2.2.1.
St. th! [)bt~,:, I.'AI'.TfRN ni i) DPTA '^'AT'T';RN switches to SEQ. Turn
the M'(MtOIY F1,,EI' to ON. IJ.l3nt tlh, DVM, adjust the memory power
::upp li '.s to +5.2:; + O.02V and -7.25 ' 0.02V.
Measure and record the power supply voltage, current qnd standby
(idle) power (psragrqphs 5.4.5.1 through 5.h.5.), except do not
readjust the voltages)o
Depress the START button. The memory shall run without error for
1.0 :.conds. Record the results.
Me-sure* and record the operating power (paragraohs 5.b.5.6 through
5.1.5.9, except adjust the voltages to +5.25 + O.02V and -7.25 +
0.02V),
Del,r..:s the qST)P but ton.
MOTOROLA INC,
Government Electronics Division




























Repeat paragraphs 5 11.ollo thelugh 5,4,11.4.
Set the MEMORY POWER switch to ON.
Set the +5V supply to 5.0V + .02 And the -6.9V supply to -6.9 +
.02V. 9et the DATA PATTERN switch to MAN and the ADDRESS PATTERN
switch to SEQ. Set the RFAD/WPITE switch to WRITE. Select a
random pattern and push the START pushbutton. The tester will write
the data once in each of the 4096 addresses and stop. Set the
RbAD)/RITE :switch to READ and push the START pushbuitoi. The memory
will run without error. After 10 seconds, pushthe STOP button.
Set MiMORY PO)?CI to OFF.
Low T!,-mperature
Remove the o,,vn door and lot the memory unit cool to approxtmately
room temperature. Place the memory unit in a plastic bag and again
seal the chamber.
Decrease the environmental temperature to -b40C + 3 C. Beginning 150
minutes after the temperature chamber has reached -40 C, measure and
record in the data sheet thermistor resistance at 10 minute intervals.
Do this by placing the digital ohmmeter Across the THiCR4ISTOP terminals
on the interface box. At each measurements except the first one,
calculate the percent change from the previous reading. When the
precent change is _5%, proceed to paragraph 6.2.3.].
Depre.ss the STAiRT button. The memory shall run without error for 10
seconds. Depress the STOP button and record the results.
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Set the +5V suoply to 5o25V + .02V and the -6,9V supply to -7.25 +
.02V. Meisure and record the power sup!rly volt & the standby power
(paragraphs 54.i.5.1 through 5.I.5°., except do not readjust the
voltoges).
Set the DATA PAI'TERN and ADDRES' PATTERN switches to SEQ. Push the
STAFiT pushbutton. Measure and record in the data sheet the operating
power (paragraphs 5.4.5.6 through 5.4.5.9 except adjust the voltages
to +5.25 + .0O2V and -7.25 + 0.02V),
Set the +5V supply to 4.75 + .02V and the -6.9V supply to -6.55 +
.02V. Push the PRE!ST pushbutton. The memory shall run without error
for one minute. Record the results in the data sheet.
Repeat paragraphs 5..11.1 through 5.4.11.4.
Turn the memory power OFF.
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LP RASM OUTLINE DIMENSIONS
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FIGURE 2. ELEC TEST INTERCONNECT DIAGRAM
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This test data sheet is to be used to record data as
required by the Acceptance Test Procedure for the Low
Power Random Access Spacecraft Memory 12-P11215B.
HIJ'12l]:ERNCE I NFORMAT I ON
SPECI FICA''TIONS APPLICABIh,E
S-562-P-24 Low Power Random Access Spacecraft
Memory
12-P11215B Acceptance Test Procedure, Low Power





Unit S/N 0 I
No,
EQUIVALEIN4T TEST lQUIPbmENT
Date of Test /- / -7 -_
Tested By 
WIV7"rES56f &t CL14W&DEC H t
PHIYSICAI. CHlARAlCI'RIlSTICS
WEIGHIT
Weight of LP-RASl -'
DIMENSIONS
W . - F
MW -
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Datc of Test 1_-/?- 7--
Tested By
V.JitrwtSSJt 8 4.r C-d O .Cal tA t
Limit
.'; ), 7 3 inches
MD - g' , 9 inches
V - II x:WX D inchess 3 (h 6.i~,.lxlhell 2 /A 5< L 127 inches 3
Chassis Isolation
Impedance > 9 mcgoelms
Input Si'nal I oading
.~~t J
Current from INITIATE PULSE to Gnd ,_9_
Current from 2.4V to INITIATE PULSE 1I.~ - jia
Current from :Mhl SEL 1 to Gnd
Current from 2.4V to MEM SEL 1
6t~.'~ 0 TiO ,..-d O L
Governnmelt Electronics Division


















8701 E. cl)DOVEYI LL RIOAl)
SCOIl'SDAI .1, ARli/rOA 1 8,757
S/N








wrTAISSC Br .'CLA&Of DocM#0Kc
Date of Test -/ /9' - 11
Tesced By
r ' ' Limits
!, < ma - 2 ma





3 to Gnd ,914
MEM SEIJ 3 / 
ma
ila
4 to Grd ., '14 ma
MEM SEL 4 1 ,L3 pa
READ/WlRITE to Gnd ,'I
2.4V to READ/IYRITE 7,°
ma
pa
20 to Gndl ,q9 ma
0ADDRIESS 2 .4° ,ua
21 to Gnd _ ma
AI)DRESS 2 .23 g a
2 tu Gid .. , ma
ADDRESS 2 .57 Ila
2 3 to Gnd , 8 ma
ADDRESS 2 ,3 3 a
2 4 to Gnd ,gq ma
4ADDIRSS 2 Ila
olvrn,,t lcrcLA s . DviC .
Governrrernt Electronics Division
A 1 I ') 1 I(,iill IflnA 't Tf I l''i rI'(I[ A T
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Current from ADDRESS 25 to Gnd
Current from 2.4V to
Currcnt .from ADDRESS







































2 . 4V to
wTrsirJl 5to ' S L4t' UoC'fa
Date of Test '- 1,7- 7?_
Tested By
Limiths r
-* uJ *i a II 4
A DDRi)ESS 25 .4' pia _ 2 Oln
26 to Gnd _ ma' 0O 2 ma
ADDRESS 2 .4* . Iln- p,, z 20pa
2 to Gnd |. b0 ma
ADDRESS 26 . t La7~~ -IL
27 to Gnd 1, / ma
ADDRESS 27 ,I la
28 to Gnd 1./ ma
AI)DPE SS 2 /, o ,a
A V;L
2 to Gnd /,o ma
ADDRESS 29 /,o I1a
210 to Gnd /. ma
ADDRESS 210 .g Ila
211 to Gnd /. ma
ADDRESS 211 , B a
BIT 0 to Grid /, ma
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W/ ,rFSrsD Ar:.CL4Oi O¢¢ 
Date of Test V"/'7-71
Tested Lly
(~'-' Limits 
from DATA IN BI1T 1 to Grnd /, a ma

























IN 13IT 2 to Gnd _. O ma
to DATA IN BIT 2 IT I a
IN BIT 3 to Gnd __/.
to DATA IN BIT 3 , I
ma
Ia
IN BIT 4 to Gnd /,/ ma
to DATA IN BIT 4 la
IN BIT 5 to Gnd /, / ma
to DATA IN BIT 5 , J Pa
IN BIT 6 to Gnd ./ ma
to DATA IN BIT 6 ._ pa
IN B3IT 7 to Gnd /,I ma
to DATA IN BIT 7 a
IN BIT 8 to Gnd J/, ma
to DATA IN BIT 8 . . la
IN BIT 9 to Gnd I, l
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IN BIT 10 to Gnd
to DATA IN BIT 10





























IN BIT 11 to Gnd ,/t ma
to DATA IN BIT 11 ,T pa
IN BIT 12 to Gnd /, ma
to DATA IN BIT 12 ,g pa
IN BIT 13 to Gnd /,/ ma
to DATA IN BIT 13 _, '-pa
IN BIT 14 to Gnd /./ ma
to DATA IN BIT 14 , pa
IN BIT 15 to Gnd // ma
to DATA IN BIT 15 1e, p a
IN BIT 16 to Gnd /,/ ma
to DATA IN BIT 16 _ /.O Ila
Current from DATA IN BIT 17 to Gnd /l ma
Current from 2o4V to DATA IN BIT 17 I!pa
I NOT G.b' A'OL/ 1;'
Governmrent I:lcctronrics Division
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w-s*SSID 861' CWuWI 06De0 ( 
S/N : ) [_ Date of Test _ __/? 74
Tosted By -. -




















O voltage O .
2 voltage 7S mv
3 voltage S_ O my
4 voltage SO0 mv
5 voltage _ 7_v my
6 voltage 7 - mv
7 voltage _ S myv
8 voltage Sb mv
9 voltage - mv
11.0 voltage . ... 7 mv
12 voltage Inv m
13 voltage -7 mv
14 voltage .. r Dmv
15 voltage Sb mv
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paL0 I)ate of 'rest
.Tested 3y
Power Consumption (25°C)
Memory +5v currcnt l; . D ma f . '
Memory 45v power , 8_ [ 0 mw
+5. Voltage _ S _ Volts
Memory -6.9Vcurrent /, ma
Memory -6.9Vpower /2 .4. mw
-6.9 V Voltage -6,. Volts






Mcmory -6.9Vcurrent /4 3
Memory -6.9V powver ._____
-6.9V Voltage . 1.q
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Did an error occur?
No ~
Yes Address Bits
Did an error occur?
No K
Yes Address Bits
Did an error occur?
No X
Yes Address Bits




Did an error occur?
No X
Yes Address Bits
Did an error occur?
a) No X
Yes Address Bits
v4gr7N(S&D e. CLt>DFE ODc
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W te&r s a Bso .
Date of Test
Tested By










Did an error occur?
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S/N
Address, 1011 0ooo (Octal)
1100 o O (Octal)
1101 go_0o (Octal)
1110 0 :oa (Octal)
5.4.10.6
Date of Test /'/- 7.2_
Tested By ' .




Did an error occur?
No _
Bits 0 errors
Worst Case Pattern Test




Address Bits 0 errors
Did an error occur?
No X
Yes Address Bits 0 errors
I
Government Electronics Division
8201 E. Mc.l)OlWEL.L ItOAD
SCOlIlSDAI.E, ARIZONA 2552




























b) Did an error occur?
No -
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we'-sf C r.F.' CdLO4&F D6a.qa 0 
Date .of Test ./- /F- 72_
Tested By ~< ,




50 minutes /,9/3 K
60 minutes /. 74K
70 minutes ' K
80 minutes _ K







-6,9V current -4 ma







-6.9V Voltage -7, s5-
Did an error occur?
No X
Yes Address Bit
-6.9V voltnge -7.'fvolts +5V current (s ma
+5.OV vol. t:lge .,.L- vol ts
-6.5V current ii ma Total Power •5271 mw
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WC' b) Did an error-occur?
No _X 
Yes Address Bits
WC. c) Did an error occur?
No .
Yes Address Bits
Date of Test _/_/_-  _
Tosted By 7f.
.O., -.-I
WC d) Did an error occur?
No 
Yes Address








160 minutcr; 7';2; 
170 minutes '7 C >-S-
130 minutes ? 0o7
190 minutes S/o 4/V
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Date of Test -!9' & I iOQcI




-6.9V current _.3 ma
+5V current 2 / ma
Total power !? mw
+5V Voltage S, 2 
Power Supply
_150 mw
-6.9V voltage - 7.,2
6.2.3.3
-6.9V current Q4-4 ma
+5V current (PDS ma
Total powxer -49•5 mw Z6000 mw
Did an error occur?7
No
Yes Addross
WC a) Did an error occur?
No _ 
Yes Address
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INIITIAL IU7.;LA SE
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ChnlF ed oue'rating, power to 7W.
Dolutcd reforenc'e: to +15V.
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This test datA sheet is to be used to record data as
required by tlie Acceptance Test Procedure for the Low
Power Random Access Spacecraft Memory 12-P11215B.
REFERENCE, I Ni'FOR1ATION
SPECIFICATIONS APPLICABLE
S-562-P-24 Low Power Random Access Spacecraft
Memory
12-P11215B Acceptance Test Procedure, Low Power
Random Access Spacecraft Memory
TEST DATA
Unit S/N oo/ Date of Test S'-3-72
Tested By $. 
ATP Para No.
3.1 EQUIVALENT TEST EQUIPMENT
PHYSICAL CHIARACTERISTICS Linlit
WE IGHIT
Weight of LP-RASMh pounds 5.5 pounds
DIMENSIONS
MW H ,g,- . ,
MW - -f~ i l--_
- - … - I
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D)ate of Test -- 3-72-
Tested By 3 .
Limit
V - H1 X W X D
Chassis Isolation




5.4.3.2 Current from INITIATE PULSE to Gnd, 9 2L ma
Current from 2.4V to INITIATE PULSE / G ;pa
Current from .lEhI SEL
Current from 2.4V to
1 to Gnd
MEM SELJ 1
..FO 7'O7Lt;.:. A /£JO.
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2 to Gnd o,9=
MEM SEI, 2 1. 3
Date of Test J')- 2 .2
Tested By f , _
Limits
ma .. 2 ma































3 to Gnd 5. 9W.
MEIM SEL 3 /, 
ma
lie
4 to Gnd . inma
MEM SEL 4 I, 4 ua
READ/WRITE to Gnd ~._













20 to yGnd-l_.5 m a
ADDRESS 2 00 , pa
21 to Gnrd 2 fZ ma
ADDRESS 2 a
2 tu Gnd , p7 ma
ADDRESS 22 a ,a
23 to Gnd ,L C1ma
ADDRESS 2 3 $ __ $ia
24 to Gnd2 .0~' ma
ADDRESS 245. ~ 1la
Government Electronics Division
IL -
t, L Ua lajrll IfOU1 .^ / 'UJ Lil U U I'' r %l l IJr% V ' ' U' I J J J/u'i JJ UII  uszJ~























8201 C. McDOWEt L. RMOAD
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ADI)RESS 25O, 4
Date of Test S - ? 7.
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2 to Gnd ma
ADI)RItESS 26 ml___
26 to Gnd /, / ma
AI)DRE:SS 2 /2. la
27 to Gud / ma
ADDRESS 27 j l pa
28 to Gnd /,/ ma
ADDRESS 28 ./,/
29 to Gnd /, / ma
ADDIRESS 29 /, / pa
210 to Gnd _._L ma
10ADDRESS 2 a __ ha
211 to Gnd .J ma
ADDRESS 211 ,- pa
Current from
Current from
DATA IN BIT 0 to Gnd /J, ma-
2.4V to DATA IN BIT Qq Ia'
' I
Govcrnnlent Electronics Division
8701 E. tlcld)OWEIl.. R(O.)
SCOI'SDAIL, AIZO/.NA t?,752
SIZE CODE IDENT NO.
A 94990
SCAI.E
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IN 13IT 1 to Gnd / I) ma
to DATA IN BIT 1 /,_ iLa
IN
to
13IT 2 to Gid M ma
DATA IN BIT 2 ,9 pa
IN BIT 3 to Gnd / /. ma



























Current from 2 0 4V
BIT 4 to Gnd ma
DATA IN BIT 4 /, Ila
BIT 5 to Gnd / / ma
DATA IN BIT 5 , pa
BIT 6 to Gud / / ma
DATA IN BIT 6 fla, p a
IN BIT 7 to Gnd , L/ ma
to DATA IN BIT 7 , pa
IN
to
BIT 8 to Gnd /, / ma
DATA IN BIT 8 0 9, Ia
IN 13IT 9 to Gnd /, / ma
to DATA IN BIT 9 9 a
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Date of Test " -3'72 I
Tested By
Current from DATA IN BIT 10 to Gnd /, / ma
































IN BIT 11 to Gnd , /ma
to DATA IN BIT 11. pa
IN BIT 12 to Gnd /,/ ma
to DATA IN BIT 12:0Y Ca pa
IN BIT 13 to Gnd /, / ma
to DATA IN BIT 13 0, o "pa
IN BIT 14 to Gnd ma
to DATA IN BIT 14 ! pa
IN BIT 15 to Gnd /. / ma
to DATA IN BIT 15 ' pa
IN BIT 16 to Gnd LL ma
to DATA IN BIT 16 Il pa
IN BIT 17 to Gnd /, ma
to DATA IN BIT 17 / pa
/. \
·:6 
M1 ''TrO;j CA 1iJC.
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Verificatlbi of open collector on output
te of Test j--- 2 _
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_ /0 c mv
C /O my
L /00 mv
g /00 mvf /OO mv
e L/oo mv
3 /00 mv
e 4 /cO mv
e e / DO mv
e ~ /Oomve /OOmv
e e-/aO mv
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Power Consu\lmlption (250 C)
Memory +5v current /G
Memory +5v power
+5V Voltage L 









Memory -6.OVcurrcnt /, J2 t ma
Memory -6. 9Vpower /2, 7 mw
-6.9 V Voltage - 6, qo Volts
















Delay - s- ns







Pt 14 "'0L' B'do.
Govcernmlenrt Electronics Division
8201 E. Mcl)OWI[LI. ROtO)
SCOI SIIIALC, AIRIZUII 852?!2.




















- 3. 7 -
,r 3 7,./ix 
L-
i
J DPate of Test
. Tested By;:,, . .. Tsted By 










System Function Test Limnits
Did an error occur?
Yes Adress Bits 
Did an error occur?
No"N
Yes Address Bits
Did an error occur?
No>
Yes Address Bits




Did ani error occur?
No x 
Yes Address
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D d an error occur?
No
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c0 I ., Date of Test ,-' 3,- 2
Tested By
Limits
Address 1011 0O6o (Octal)
1100 (OO. (Octal)
i 1101 Q0 (Octal)
ll110 000 (Octal)





Worst Case Pattcrn Test
b.4.11.2 Did an error occur?
No 
Bits 0 errors
5.4.11.3 Did an error occur?
NoŽ.
Yes Address Bits 0 errors
Government Electronics Division
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b) Did an error occur?
No \
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+5V current - C6
Total power _ mw
+5V Voltage
-6,9V Voltage
Did an error occur?
No
Yes Address Bit
-6.9V voltage volts +5V current ma
+5.OV voltage volts
-6.5V current ma Total Power mw




!6000 mw!I 0 0 1
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WC' b) Did an error occur?
No
Yes Address Bits
WC c) Did an error occur?
No
Yes Address Bits
WC d) Did an error occur?
No
Yes . Address Bits
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mw G 6000 mw
6.2.3.4 Did an error occur?
No
Yes -Address
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WC c) Did an error occur?
No
Yes Address Bits
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QUALIFICATION TEST PROCEDURE LOW POWER
RANDOM ACCESS SPACECRAFT MEMORY
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1.0 SCOPE
This Qualification Test Procedure and Qualification Test Procedure Data
Sheet (12-P13676B) define the qualification test requirements for the
Low Power Random Access Spacecraft Memory (LP-RASM) Motorola part No.




S-562-P-24 Low Power Random Access Spacecraft Memory
12-P13666B Acceptance Test Procedure Low Power Random
Access Spacecraft Memory
12-P11216B Acceptance Test Procedure Data Sheet
Low Power Random Access Spacecraft Memory
12-P136768 Qualification Test Procedure Data Sheet
Low Power Random Access Spacecraft Memory
2.2 The order in which tests are performed (i.e. vacuum, vibrAtion, and
shock) may be modified es necessary, depending on evailAbiltty of
test fncilities.
MOTOROLA INC. SIZE CODE IDENT NO. DWG 
Government Electronics Divislion A 94990 12-P13675B
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A
TEST EQUIPMENT AND ENVIRONMENTAL TEST EQUIPMENT
TEST EQUIPMENT
The calibrated test equipment listed below, or its equivalent, will be
required to perform this test procedure. Any equipment used as an equiva-



























Precision Design Inc. 5015-S





Tr = 1.5 ms
Accuracy ±.05%
of reading
O.1% + 1/2 LSB
0-999.9 ma.
0-9.999 megohms




Motorola Plated Wire Memory Tester 01-P1117CBOO1
The Motorola Plated Wire Memory Tester supplies inputs to
the memory under test from SN5400 series logic and presents
a single unit load of SN5400OO logic on the memory output lines.
Motorola Tester Interface Box T-5909
The Interface Box puts a 51 ohm resistor in series with all of
the signals going to the memory and provides a 1K pull up re-
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3.2 ENVIRONMENTAL TEST EQUIPMENT
(Furnished by Motorola environment facility)
The following test equipment or it's equivalent will be needed to
perform this test.
ITEM MANUFACTURER MODEL NO.
Vibration LING 275
Tester
Vacuum Chamber NRC 2707
Shock Tester MRL 2424
4.0 TErST CONDITIONS
IUnless otherwise specified all tests shall be performed under the
following conditions
4.1 POWER SUPPLY VOLTAGE
The unit specified to be tested shall operate from the following DC
source voltages, +5*V + 5% -6.9V + 5%.
4.2 AMBIENT TEMPERATURE
The unit shall be tested in a laboratory area having temperature of
25 ± 100C (77 t 180 F).
4.3 AMBIENT HUMIDITY
Normal laboratory ambient, not to exceed 90%.
MOTOROLA INC. SIZE CODE IDENT NO. WG N.
Government Electronics Division A 94990 12-P13675B
8201 E. McDOWELL ROAD 
SCOTTSDALE, ARIZONA 85252 SCALE IREVISION EET 
AV-2bI1991H-10SS9 0ooA- W I-4
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4.br4 AMBIENT ATMOSPHERIC PRESSURE
Normal laboratory ambient.
4.5 SHIELDING AND ISOLATION REQUIREMENTS
No special precautions are required.
4.6 STABILIZATION PERIOD
The test equipment shall not be used to conduct tests until after a




The Pre-Qual Tests are intended to determine correct operation of the
LP RASM before proceeding with the Qualification Tests.
The Acceptance Test performed on the LP RASM at the end of the manu-
facturing phase will suffice for the Pre-Qual Test.
5ol TEST LOG
This test log shall be used to record the history of the memory starting
from the first system test, It shall show all testing, rework and idle
time of the memory.
6.0 VACUUM TEST
A vacuum and rapid decompression test shall be performed on the LP RASM.
The memory shall be operational during these tests.
MOTORQOLA INC. SIZE CODE IDENT NO. DWG 0
Government Electronics Division A 94990 12-P13675B
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Verify that the M~,?;ORY POWER switch on the Interface Box is in the OFF
position. Turn the coarse voltage controls fully counterclockwise on
all three power supplies.
Connect the equipment as shown in Figure 1.
Turn on power to all memory associated test equipment.
Set the Tester and Interface Box nontrols as follows and maintain these
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OUTPUT PULLUP Ri;SISTOR +5V




6.1.2.1 Push the STOP button. Turn on all three power supplies. Using the
DVM, adjust the Interface Box supply to +5.0 + O.lV. Set the memory
supplies to approxirmtely +5V and -6V. Set the MEMORY POWER switch
to ON. Using the nVM, adjust the memory supplies to +5.0 + O.lV and -6.9 +
O.1Vo Set the memory power switch to OFF.
6.1.2.2 Using the scope. adjust the Pulse Generator for +3.0 + O.lV positive
pulses of 450 + 10 nanoseconds duration (measured at the 50% points).
';slng the counter, adjust the rep rate to 500 + 1.0 KHz. The pulse
generator must be terminated in 50 ohms and connected to the tester
when making these adjustments. Just prior to starting the environmental
test, proceed to the next applicable paragraph.
6.1.3 Push the tester STOP and RE-;2,T pushbuttons. Turn the MEMORY POWER ON
and push the START pushbutton on the tester. The tester will write a
"0", read a "O" seven times in all data bits, write a "1", read a "1"
seven times in all bits, step to the next address and repeat the same
sequence. The tester will keep cycling until an error occurs. Record
any bit errors in the Qual Test Data Sheet. Procede immediately to
paragraph 6 .1.4.
MOTOROLA INC. SIZE CODE IDENT NO. DWG NO.
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6.1.b While monitoring the tester for errors, start the vacrum chamber pump
and pump the air out of the vaccum pump at a rate such that the pressure
inside the chamber drops to 7 mmHg in less than five minutes. Record
any errors in the Qual Test Data Sheet.
6.1.5 Continue pumping the chamber until the pressure is 10 mmHg. In order
to reach this pressure, the test may last several hourse Therefore, one
hour after the test has started, the memory and tester may be turned off
by pushing the STOP pushbotton on the tester, turning the MEMORY POWER
OFF, and turning the TESTER POWER OFF. After the chamber has reached
10 5 mmHg, test the memory for five minutes as outlined in paragraph
6.1.3, record any errors in the Qual Test Data Sheet. Push the memory
STOP pushbutton, turn th0 MEMORY POWER OFF, and the TESTER POWER OFF
and return the memory to one atmosphere pressure.
7.0 VIBRATION TEST
The following vibration tests are to be performed in three mutually
perpendicular axes. The tests include sine sweep and random vibration,
and the levels to be used are described below in the individual tests.
These levels are inputs to the base or mounting bracket of the unit
under test. The umit shall be functinnally tested during the vibra-
tion testing to insure correct operation. Prior to performing the
random vibration a spectral analysis of the tester input shall be per-
formed to insure that the random vibration input is within the specified
limits. The analysis shall be plotted and the data sheet kept as part
of the test data. For information only, an accelerometer shall be
mounted on the top surface of the housing while testing the X and Z
axes. Plot the output from this accelerometer and file as part of the
test data,
MOTOROLA INC. SIZE CODE IDENT NO. DWG NO.
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7.1 3INE SWiEP TihST
7.1]. Verify that ths HEMCRY POCIS switch is in the OFF position. Turn the
coarse voltage controls fully counterclockwise on all three power
supplies o
Connect the equipment as shown in Figure 1 and turn on power to all
memory sauonioted test equipment.
Perform peragraphs 6,1.2p 6.1.2.1 and 6.1.2.2.
Mount the memory unit on the shake table so as to be vibrated in the
vertical (Y) axis as shown in Figure 2. (The axis order may be varied
for convenienoe).
7.1.2 flush the STOP and R3,,~iT oushhuttons. Turn the MEMORY POWER ON and
push the START pushbutton. The tester is now testing the LP RASM for
bit errors. Perform a sine sweep over the frequency range of 5-2000 Hz
at the levels listed below:
FREQUENCY' RANGE TE3S LEVEL
5-25 Hz. 0.5 in DA
24-110 Hz 15g PEAK
110-2000 Hz 7.5g PEAK
The sweep rate is to be 2 octaves per minute. Record any bit errors
in the Qual Test Data Sheet. Push the STOP button.
7.2 RANDOM VIBRATION
Perform the spectral analysis specified in paragraph 7.0. Push the
RES0.T2 and START buttons and exercise the memory while apnlying the
following random vibration input.
FREQUENCY RANGE TEST LEVEL TOLERANCE
15 Hz .01 g /Hz +3db
15-70 Hz LINEAR INCREASE Log-Log Plot
70-100 Hz .31 g / Hz 3db
MOTOROLA INC. SIZE CODE IDENT NO. DWG NO.
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FREQUENCY RANGE TEST LEVEL TOLUANCE
100-h00 i{z LINEAR DECREASE Log-Log Plot
400-2000 Hz .02 g2/H +3db
The test time is to be 2 minutes per axis.
Record any errors in the Qual Test Data Record.
Push the STOP button.
7.3 Pepeat paragraph 7.1.2 and 7.2, in the two other mutually perpendicular
axes as shown in Figure 2. Push the STOP pushbutton. Turn the MEMORY POWER
OFF, and then turn the TESTER POadR OFF.
8,0 SHOCO TEST
Two shocks in each direction shall be applied along the three mutually
.per..nd..cuaer axes of the LP RASM (total of 6 shocks).
8.1 Verify th t the MEMORY POWER switch is in the OFF position. Turn the coarse
voltage controls fully counterclockwise on all three power supplies.
Connect the equipment as shown in Figure 1 and apply power tn a11 memory
associated test equipment. Set the controls as shown in para. 6.1.2 and
perform pars. 6,1.2.1 and 6.1.2.2). Mount the LP RNSM on the shock table
so as to apply the shock in the vertical (Y) axis as shown in Figure 3.
(The ares order may he varied for convenience).
8.1.1 Push the STOP and RES$T pushbuttons. Turn the MEMORY POWER ON, and push the
START pushbutton. The tester is now testing the LP RASM for bit errors.
Apply * half sine shock pulse of 30 g's for a duration of 6 milliseconds.
Record any bit errors in the Qual Test Data Sheet. Push the STOP button.
8.1.2 Push the RESET and START buttons.
Apply a half sine stock pulse of 30g's for a duration of 12 milliseconds.
Record any bit errors in the Qual Test Data Sheet.
8.1.3 Repeat para. 8.1.1 & 8.1.2 for each of the other two directions as shown
in Figure 3. Push the STOP pushbutton. Turn the MEMORY POWER OFF and then
turn the TESTER POWER OFF.
9.0 POST QUAL TESTS
To insure that the memory is still operating properly, perform the tests out-
lined in the acceptance test procedure for the Low Power Random Access Space-
craft Memory, 12-P11215B, with the exception of Section 6.0, TEMPERATURE TESTS
This concludes ,het.a a tfimnt ' g-
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Government Electronics Division A 94990 12-P13675B
8201 E. McDOWELL ROAD "
SCOTTSDALE, ARIZONA 85252 SCALE IREVISION SHEET 10























FIGURE 1. TEST SET UP
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FIGURE 2. VIBRATION AXES
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This qual test data sheet is to be used to record the data called
out in tho qualification test procedure Low Power Random Access
Spacecrnft Memory 12-P13675B.
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Low Power Random Access SpRce-
craft Memory.
Qualification Test Procedure Low
Power Random Access Spacecraft Memory.
TSST LIMITS
In all tests the test limit is no bit errors.
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NEXT ASSEMBLY USED ON I TR DESCRIPTION DATE APPROVED-
XI ._ ,4 .x~6 VC .4- Z ./ 47
ASTERISK INDICATES DATA
WHICH IS NONMANDATORY
- FOR INFORMATION ONLY.
REV
SHEET
EV STATUS REV 
OF SHEETS SHEET
FOR ASSOCIATED LISTS SEE
INTERPRET DRAWING IN ACCORDANCE WITH STANDARDS PRESCRIBED BY
ALL DIMENSIONS ARE IN BMO.TOROLA IN . CTSAERZ
INCHES AND END USE. FOR HKBY Government Electroncs Divsion/ SCOTTSDALE, ARIZONA 85252
TOLERANCES SEE NOTE
TOLERALCES S91E ACCEPTANCE TEST PROCEDURE FOR PLATED
MATERIAL: N TR A8s5-o2 0 1 5 5 WIRE MEMORY STACX
4 K x 18 (12l4 WORD LINES, 14h DIGIT LINES)
APPRO DATE SIZE CODE IDENT NO. G. N
APPROVED ATE A 94990 12-P11OF5C
SCALE ISHEET F In O




This test procedure specifies the electrical tests to be performed
on all Ol-P13660Q plated wire memory stacks.
APPLICABLE UOCUt14N;TS
Drawing No. 69-P13667B, Interconnection Diagram.
Drawing No. 01-P13660B, Memory Stack Assembly.
Schematic Diagram for Word Drive Test Adapter Box.
ReQUIRMMENTS
TEST EQUJIPMENT
Program generator capable of generating the test patternahown in
Figure 5.
Digit current generator capable of generating the digit currents
specified in Sections 3.4.2 and 3.4.3 and Figure 3.
Word current generators capable of generating word currents specified
in Sections 3.L.2 and 3.4.3 and Figure 3.
Oscilloscope, Tektronix 547 with lAl plug-in.
Current probe, Tektronix 6046 with 1U5 plug-in.
Digit line interface board.
Word line interface board.
Word drive teat adapter box.
STACK T &SiR/ADAPTER BOX/STACK INIERCONNECT
MOTOROLA INC.
Government Electronics Division
"V.1 QQH-100AA3 /69 DWG FORMAT























8201 E. McDOWELL ROAD
SCOTTSDALE, ARIZONA 85252 p
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I
3,2.1 The interconnections between the EH8500 Stack Tester, the Word Drive
Test Adapter Box and the Word Line Interface Board are shown in
Figure 1.
3,3 WORD LINE MATRIX AND ADDRESSING
3.3.1 The transistor switch matrix for a memory plane is shown in Figure 2.
The address matrix for all word lines in the stack is given in Table 1.
3.) Tsr CO(.DITIONS
3),L.1 Sense Termination
The sense lines are to be terminated in the ZO of the sense lines when
monitoring output signals (Z
o
- 100 + 5 ohms). The terminating resis-
tors are mounted on the Digit Line Adapter Board.
3.4.2 Current Pulse Waveforms
The current pulse waveforms (as shown in Figure 3) are to be set up
initially using a current probe to monitor the word and digit currents
at the locations shown in Figure l. The amplitudes of all currents
are given in Figure 3 and Section 3.4.3.
3.4.2,1 The overshoot on any current shall be less than 2% of the specified
current amplitude.
3.l4.2s2 Pulse to aberrations on any current shall be less than 2% of the
specified current amplitude.
3.h.2.3 The droop on any current shall be less than 2% of the specified
current amplitude.
MOTOROLA INC. SIZE CODE IDENT NO. DWG NO.
Government Electronics Division A 94990 12-P11005C
8201 E. McDOWELL ROAD
SCOTTSDALE, ARIZONA 85252 SCALE ]REVISION ISHEET
"I '~ 0 1 W lflfl .210 Af FOA' A11AA
I I I m m B I W II-l
0




The overlap of word and digit currents is specified in Figure 3.
All times specified are + 2% or one nanoseconds whichever is greater.
Current Amplitudes
Current amplitudes are in milliamperes + 1%, as measured at mid-point
of the flat top.
Read Current I i * 490 ma.
Write Currentst























All electrical tests shall be performed at the three temperatures.
The tests shall be run in the following order.
MOTOROLA INC,
Government Electronics Division
8201 E. McDOWELL ROAD
SCOTTSDALE, ARIZONA 85252
AV-2-B-1,99-n100A-3/069 DWG FORMAT













Test all outputs at 25 + 2 C. Peak amplitude
5 millivolts minimum.
Test all outputs at +95 + 2 C. Peak amplituc
shall be 5 millivolts minimum.
Test all outputs at -I5 + 20 C. Peak amplituw
be 5 millivolts minimum.
Test Pattern
The test pattern shall be as shown in Figure 5.
e of output shall be
de of all outputs
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- Df - 80 +s nanoseconds, 10% to 90%
- 220 _t10 nanoseconds, between 50% points.
- 200 ±.10 nanoseconds, between 50% points.
- Wf - 90 .5 nanoseconds, 10% to 90%.
- 200 ±10 nanoseconds, between 50% points.
- 100 .5 nanoseconds, between 50% points.
FIGURE 3: Current Waveforms
MOTOROLA INC.
Government Electronics Division
8201 E. McDOWELL ROAD
SCOTTSDALE, ARIZONA 85252























whioh currents are to
bo monitored on word
and digit inputs and
point at whioh sense
output uignal it spec-.
These points may not L
be greater than 3"
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